Bugfix: why does verilog allow redundent wire/output definitions?