Added a new coherence test case that broke my processor. Need to investigate
Changed architecture to allow each core to fetch both words for the dcache before allowing other core the access to memory. This fixed dual.coherence4.asm, but now fails dual.coherence2 and dual.coherence3. Also modified invalidation logic for SWs to only be asserted for one clock cycle instead of the entire duration of the SW instruction in the MEM stage