shared memory design for lock-free multicore parallel processing of traffic