Went back to calling do_sample reset. The system will now continuously sample, expecting a FIFO to grab the values on the rising edge of the done signal with a write enable signal activated by the mainloop