added logic to output the frequency only once after sample_done is asserted. I guess the 'ready' logic on the divider can stay high for more than one clock