Verilog: initial cleanup of the 'adv' module level testbench