Turns input vector into minterms for logic circuits in verilog syntax.