Add basic core logic code
Add test bench for core_logic.v

Test reset, nop, and RAM access.