Added FSM unreachable state elimination. Added preliminary Error Detection Network class. Made verilog code output the state so that it synthesizes better.