Verilog: mostly port name cleanup, attempting to convert to AXI4-Stream, clocking and IO mostly moved to top