Removed unnecessary parts of the Verilog and C.