Added some basic VHDL with testbench as a frame for the wait-free logic