Verilog code for a FPGA. Project file is for Quartus II on Altera Platforms