Verilog register file implementation