Various bit of Verilog code I have made and used before