Simple Monte Carlo on FPGA (Verilog)