Fixed verilog/verilator