Monitoring progress in learning VHDL.