Create plotComplexSignal.py

Python script to plot individual modules of VHDL FPGA design from simulated or synthesized design.