Verilog Simulation: add wave dumping w/state translation