Lowering of Special expressions + support ClockSignal/ResetSignal
examples/basic/arrays: demonstrate lowering of Array in Instance expression
fhdl/verilog: optionally disable clock domain creation