merge-cores option: puts together all files of a project into a single 'archive'. For convenience of Windows users :)
updated binary
copy NGC files when merging VHDL/Verilog sources
added missing verilog preprocessor files
makefile fix
merge-cores option: append a notice saying that the file is automatically generated