A MIPS 5-Stage Pipeline CPU design from ground up.