[rtl] move some verilog files around, convert to space indents
[cpu] save a copy of the old cpu RTL in nopipeline/
[cpu] first stab at a classic 5 stage risc pipelined version

Currently does not handle branch delays and interlocking hazards.