Set H1CLK divider equal to H0CLK divider

Wladimir J. van der Laan <laanwj@gmail.com> reports that accessing the
VPU registers is unreliable when H1CLK runs twice as fast as H0CLK.