Verilog Project.