Set Xilinx to synthesize to a LX16, not LX4
Implement more processor enable signal