pasim: refactoring of instruction caches

* Introduced LRU instruction cache
* Load interrupt handlers from method cache
* Added options to set burst size and block size of memories
pasim: Align memory requests to burst size
pasim: Fix instruction fetching with memory delays

* Do not re-execute MW stage multiple times if we stall in IF
* Cleanup of fetch code, execute fetch in same cycle as the rest of pipeline