Implemented I-Cache State Machine

For interfacing with single port RAM (synthesizable).