remove counter reg init value, was causing extra if statement to be generated in the verilog