Learning Verilog with Yosys