Modified Root1 Test PCB for a simplified pin scheme
Module config parts (EEPRON & XOR) have been laid out and routed