Full implementation of a modifed MIPS processor in Verilog.