A VHDL Architecture for ASIC prototyping on the RHINO Platform