VHDL Source files for the asynchronous router designs.

The designs included here are the 4-phase bundled-data,
the 2-phase bundled-data,
the 2-phase bundled-data with gating and
the 2-phase bundled-data with gating and LEDR encoding on the links.