drivers/iio/frequency/ad9122: Fix DAC REFCLK setup.

FIFO Rate Synchronization with direct sourcing the DAC Sample Clock
requires F(refclk) = f(DATA)/(8 * 2^N).

Signed-off-by: Michael Hennerich <michael.hennerich@analog.com>