de0_nano: build with verilator is working. ADD: Generic main RAM, new wb_arbiter(wb_arbiter_men) to join acess of ram (instructions and data) PROBLEMS: sdram memory controller,  SPI, clockgeneration module, Altera vitual Jtag tap