Adding full functionality to generate the main entity

HardwareComponent.cpp
  Adding logic to help know when the ports are connected to each other
independent of the systemc internal structure

HardwareComponentConverterVHDL.cpp
  Adding generation of the architecture declaration