VHDL binary input to 7 segment display driver, with python script to generate case block for easy FPGA synthesis!