ASI1230: use DSS/HDVPSS PLL to output 25MHz for ethernet PHY on CLKOUT1.

Change LPDDR PLL base freq to be 666MHz (must be above 500)
ASI1230: Add some (commented out) higher and lower ARM+DSP clock frequencies for testing with
Merge branch 'asi1230-upstream-tracking' into asi1230-master