added timing for asymmetric dram arrays