Added FPGA state signal

Removed unnecessary finish state.
Added pre ducks state.