verif/debug: wait for write before starting operation.

If we start the operation at the same time as the write, the CPU may
read the old value of the command register as it will be running at a
faster clock.
verif: run the debug clock slower than the cpu clock.

Hopefully catch any cross domain clock issues that we might see with
real hardware where the system clock speed isn't a multiple of the debug
clock.