lower init voltages and higher HFPLL VDD HIGH