memory stage: transfer of data starts now at the same cycle as pipeline is stalled