Fixed register files to write on neg-edge of clock and read asynchronously. Also added reset option
Fixed error where asynchronous read ports had reg output type, when output type should be wire.
Added scoreboard mechanism to identify data stall or busy functional unit stalls.