Fix double-declaring user defined typed signals.

	* verilog-mode.el (verilog-read-decls): Fix double-declaring user
	defined typed signals.  Reads all user defined typed variables.
	Reported by Koray Oner.