Turn u%s and s%u operators into s%s under the hood

Before, we were emitting syntactically incorrect Verilog.
Update test cases to reflect removal of isSigned