More or less right Verilog module header.