Defined VHDL code style and added sr_latch
Added test bench for unit and the complete timing diagram