expanding xpsgen to accomodate evolving PortalAllocation interfaces
forgot one file
exposing DMA eignine as a separate fpga device.  code complete, but locks up bus when reading registers
create a new example with four fpga devices for debugging Zynq platform
expanding the memory region specified by xpsgen in top.v to support more devices