different SystemVerilog code snippets which might be interesting