Proof-of-concept: Use static variables inside SystemVerilog functions to communicate between modules