board/sama5d3xek: change PLLA setting when PCK is 528MHz

Because the original setting with PLL = 1056MHz is out of range for the PLL,
change the setting with PLL = 528MHz without PLLADIV2 usage.

Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com>