Added ConvertToVHDL function to each module
Separated Makefile commands into convert to Verilog, convert to VHDL, and run simulation.
Added n-bit counter, fixed clear on LSR.