Interfacing the DRAM of a Xilinx virtex 5 XUPV5 FPGA board