Vim syntax etc for Verilog and SystemVerilog