added intial condition to dff and a delay between setting the inputs and pulling the clock high
shift slice vhdl and testbench