Verilog wishbone components